

# EGC442

## Class Notes

### 2/28/2023

**Baback Izadi**

Division of Engineering Programs

[bai@engr.newpaltz.edu](mailto:bai@engr.newpaltz.edu)

# Test 1:

- Chapter 2
  - Performance problems
- Chapter 3
  - MIPS instruction set
  - C to MIPS
  - MIPS to C
  - MIPS to machine code
- Chapter 4
  - Hardware and algorithm for Multiplication
  - Floating Point
  - ALU design

0000 - - - - 0000

# Supporting *slt*

$rs = 0101$   $rt = 0011$   
 $slt$   $rd, rs, rt$

Need to support the set-on-less-than instruction (*slt*)

$5 - 3 = 2 \rightarrow S = 0 \leftrightarrow 0 \rightarrow 0000$

remember: *slt* is an arithmetic instruction

$rs = 0011$   $rt = 0101$  produces a 1 if  $rs < rt$  and 0 otherwise

use subtraction:  $(a-b) < 0$  implies  $a < b$  and use sign bit


$3 - 5 = -2$   
 $-0010 \Rightarrow$

$10s_2$   $s_1s_02$   
 $ls = 1$   $ld = 1$

$rs - rt < 0$


if  $rs < rt$

else



	$S_2$	$S_1$	$S_0$
AND	0	0	0
OR	0	0	1
ADD	0	1	0
SUB	1	1	0
SLT	1	1	1

$a \wedge b$   
 $a \vee b$   
 $a - b$



$s = 1$   
 $< 0$   
 $> 0 \rightarrow s = 0$


sign bit

Carry out

# Test for equality

Notice control lines:

- B negate*      *operation*
- 000 = and
  - 001 = or
  - 010 = add
  - 110 = subtract
  - 111 = slt



*Zero*

*if result is 0000...0*

*sign bit*

*Overflow*


## 5. Using Verilog design a 32 bit ALU with the following specification. Your code should include indicated flags.

```

module alu(s, A, B, F
CY, V, Sign, Z);
input [2:0] s;
input [3:0] A, B;
wire [3:0] F, Temp;
output CY, V, Sign, Z;
reg [3:0] F, Temp;
reg CY, V, Sign, Z;
always @(s or A or B)
case (s)
0: begin
F = A & B;
CY=0;
Sign = 0;
V=0;
Z= (F==0) ? 1:0;
end
1: begin
F = B | A; CY=0;
Sign = 0;
V=0;
Z= (F==0) ? 1:0;
end
2: begin
F = A ^ B;
CY=0;
Sign = 0;
V=0;
Z= (F==0) ? 1:0;
end
3: begin
F = ~(A & B);
CY=0;
Sign = 0;
V=0;
Z= (F==0) ? 1:0;
end
4: begin
F = ~(A | B);
CY=0;
Sign = 0;
V=0;
Z= (F==0) ? 1:0;
end
5: begin
{CY,F} = A + B;
Sign = F[0];
{CY_T, Temp}=
A[2:0] + B[2:0];
V=CY^CY_T;
Z= (F==0) ? 1:0;
end
6: begin
{CY,F} = A - B;
Sign = F[0];
{CY_T, Temp}=
A[2:0] - B[2:0];
V=CY^CY_T;
Z= (F==0) ? 1:0;
end
7: begin
F = (A < B)? 1:0;
CY=0;
Sign = 0;
V=0;
Z= 0;
end
endcase
endmodule

```

AND  
OR  
XOR  
ADD  
SUB  
SLT






4. Design the least significant a 32 bit ALU with the following functionality.

$s_3$   
 $s_2$   
 $s_1$   
 $s_0$



AND	:
OR	:
XOR	:
ADD	}
SUB	}
SLT	}



4. Design the most significant a 32 bit ALU with the following functionality.

$$\begin{array}{r} 0000 \\ 0001 \\ 0010 \\ 0011 \\ 0100 \\ 0101 \\ 0110 \\ 0111 \\ 1000 \\ 1001 \\ 1010 \\ 1011 \\ 1100 \\ 1101 \\ 1110 \\ 1111 \end{array}$$
  
 $s_3 s_2 s_1 s_0$

AND	:
OR	:
XOR	:
ADD	}
SUB	}
SLT	}



slt rd, rs, rt





$$1.010 \times 2^{-3} + 0.011 \times 2^{-3} = ?$$

$$\begin{array}{r} 1.010 \\ + 0.011 \\ \hline \end{array}$$

$$\frac{1.101}{2} \times 2^{-3}$$

c.  $1.000 \times 2^3 + 0.011 \times 2^5 = ?$

$$\frac{1.1}{2} \times 2^3$$

$$\frac{1.0100}{2} \times 2^4$$

$$1.1 \times 2^3$$

Multiply  $-14_{10}$  and  $-0.25_{10}$ , or  $-1.110 \times 2^3 \times -1.000 \times 2^{-2}$ . Assume 4 bits of precision.

$$-1110 \quad -010$$

$$1. \quad 3 + 127 + (-2) + 127 - 127 = 128$$

$$2. \quad 1.110 \times 1 = 1.110$$

$$3. \quad 1.110$$

$$4. \quad 1.110 \times 2^1$$

# Floating-Point Multiplication

Multiplication example:  $(1.110 \times 10^{10}) \times (9.200 \times 10^{-5})$

- Step 1: Add exponents

$$(10 + 127) + (-5 + 127) - 127 = (5 + 127)$$

- Step 2: Multiply significand  $1.110 \times 9.200 = 10.212000$

- Step 3: Normalize  $10.212000 \times 10^5 = 1.021 \times 10^6$

- Step 4: Sign of product  $(+)$   $1.021 \times 10^6$

~~A~~ ~~g~~ ~~h~~ ~~i~~ ~~j~~  
A<sup>52</sup> g h i j

2.7 [5] <COD §2.2, 2.3> Translate the following C code to MIPS. Assume that the variables, f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, \$s4, and \$s4, respectively. Assume that the base address of A and B are in registers \$s6 and \$s7, respectively. Assume that the elements of the arrays A and B are 4-byte words:  
B[8] = A[i] + A[j];

→ 4 bytes

t1  
→ 4x8  
= 32

```
2.7
sll    $t0, $s3, 2    # $t0 <-- 4*i
add    $t0, $t0, $s6  # $t0 <-- Addr(A[i])
lw     $t0, 0($t0)    # $t0 <-- A[i]
sll    $t1, $s4, 2    # $t1 <-- 4*j
add    $t1, $t1, $s6  # $t1 <-- Addr(A[j])
lw     $t1, 0($t1)    # $t1 <-- A[j]
add    $t0, $t0, $t1  # t1 <-- A[i] + A[j]
sw     $t0, 32($s7)   # B[8] <-- A[i] + A[j]
```

↑  
↘ B